




Handbook

Hermetic Packages Outlines

Table of Contents


1	Ceramic Side Brazed Dual-in-Line (CDIP).....	3
2	Ceramic Small Outline IC (CSOIC).....	6
3	Ceramic Gull-Wing Formed Dual Flatpack with Exposed Pad (CDFP ePAD)	8
4	Leaded J-Formed Chip Carrier (LJCC)	9
5	Transistor Outline (TO).....	10

1 CERAMIC SIDE BRAZED DUAL-IN-LINE (CDIP)



SIDE BRAZED DIP8


Dimensions in mm [inches].
Tolerance ± 0.13 mm [± 0.005 in], unless otherwise specified



SIDE BRAZED DIP14


Dimensions in mm [inches].
Tolerance ± 0.13 mm [± 0.005 in], unless otherwise specified





SIDE BRAZED DIP16


Dimensions in mm [inches].
Tolerance ± 0.13 mm [± 0.005 in], unless otherwise specified



SIDE BRAZED DIP24


Dimensions in mm [inches].
Tolerance ± 0.13 mm [± 0.005 in], unless otherwise specified






SIDE BRAZED DIP28

2 CERAMIC SMALL OUTLINE IC (CSOIC)



SOIC16


Dimensions in mm [inches].
Tolerance ± 0.13 mm [± 0.005 in], unless otherwise specified



SOIC24

Dimensions in mm [inches].
Tolerance ± 0.13 mm [± 0.005 in], unless otherwise specified







SOIC28

Dimensions in mm [inches].
Tolerance ± 0.13 mm [± 0.005 in], unless otherwise specified

3 CERAMIC GULL-WING FORMED DUAL FLATPACK WITH EXPOSED PAD (CDFP ePAD)




DFP8 ePAD



DFP10 ePAD

4 LEADED J-FORMED CHIP CARRIER (LJCC)

Hermetic_Packages_Outlines_drawings_&_dimensions-V1N.vsd
Page 1 of 25
Last Modified: 15/02/2017




THIS DRAWING IS THE PROPERTY OF X-REL SEMICONDUCTOR AND MAY NOT BE COPIED, REPRODUCED OR TRANSFERRED TO A THIRD PARTY WITHOUT EXPRESSED WRITTEN CONSENT OF X-REL SEMICONDUCTOR.

LJCC28

Dimensions in mm [inches].
Tolerance ±0.13 mm [±0.005 in], unless otherwise specified



Hermetic_Packages_Outlines_drawings_&_dimensions-V1N.vsd
Page 1 of 25
Last Modified: 15/02/2017




THIS DRAWING IS THE PROPERTY OF X-REL SEMICONDUCTOR AND MAY NOT BE COPIED, REPRODUCED OR TRANSFERRED TO A THIRD PARTY WITHOUT EXPRESSED WRITTEN CONSENT OF X-REL SEMICONDUCTOR.

LJCC52

Dimensions in mm [inches].
Tolerance ±0.13 mm [±0.005 in], unless otherwise specified




5 TRANSISTOR OUTLINE (TO)



TO-18 3-lead


Dimensions in mm [inches].
Tolerance ± 0.13 mm [± 0.005 in], unless otherwise specified



TO-257 3-lead


Dimensions in mm [inches].





TO-257 3-lead 1200V


Dimensions in mm [inches].



TO-257 6-lead

Dimensions in mm [inches].
Tolerance ± 0.13 mm [± 0.005 in], unless otherwise specified





TO-254 3-lead

Dimensions in mm [inches].
Tolerance ± 0.13 mm [± 0.005 in], unless otherwise specified

